

1. A process for forming a contact opening to a semiconductor material, said process comprising:
  - forming a substantially undoped silicon dioxide layer over a layer of semiconductor material;
  - forming a doped silicon dioxide layer over said undoped silicon dioxide layer;
  - and
  - selectively removing a portion of said doped silicon dioxide layer at a material removal rate that is at least 10 times higher for doped silicon dioxide than for undoped silicon dioxide or for said layer of semiconductor material to form an opening extending to a contact surface on said layer of semiconductor material.
2. A process as recited in Claim 1, wherein selectively removing said doped silicon dioxide layer comprises:
  - forming a layer of photoresist over said doped silicon dioxide layer;
  - patterning said layer of photoresist; and
  - etching said doped silicon dioxide layer through the pattern of said layer of photoresist.
3. A process as recited in Claim 1, wherein the semiconductor material is monocrystalline silicon.
4. A process as recited in Claim 1, wherein selectively removing said doped silicon dioxide layer comprises a plasma etching process for etching said doped silicon dioxide layer in a plasma etcher.

- 1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26
5. A process as recited in Claim 4, wherein said plasma etching process has a plasma density in a range from about  $10^9$  /cm<sup>3</sup> to about  $10^{13}$  /cm<sup>3</sup> - *112 ions/cm<sup>3</sup>*
6. A process as recited in Claim 4, wherein said plasma etching process is conducted in a pressure range from about 1 millitorr to about 400 millitorr.
7. A process as recited in Claim 4, wherein during said plasma etching process said reactor cathode has a temperature range from about 10°C to about 80°C.
8. A process as recited in Claim 4, wherein the temperature range of the semiconductor material during said plasma etching process is from about 40°C to about 130°C.
9. A process as defined in Claim 1, wherein selectively removing said doped silicon dioxide layer comprises etching of said doped silicon dioxide with an etchant selected from the group consisting of C<sub>2</sub>F<sub>6</sub>, CF<sub>4</sub>, C<sub>3</sub>F<sub>8</sub>, C<sub>4</sub>F<sub>10</sub>, ~~C<sub>2</sub>F<sub>8</sub>~~, CH<sub>2</sub>F<sub>2</sub>, CHF<sub>3</sub>, C<sub>2</sub>HF<sub>5</sub>, and CH<sub>3</sub>F. *no-112*
10. A process as defined in Claim 9, wherein selectively removing said doped silicon dioxide layer comprises etching of said doped silicon dioxide with an etchant selected from the group consisting of CH<sub>2</sub>F<sub>2</sub> and CH<sub>3</sub>F.
11. A process as recited in Claim 1, wherein selectively removing said doped silicon dioxide layer comprises etching of said doped silicon dioxide with a fluorinated chemical etchant.

12. A process as recited in Claim 1, wherein said doped silicon dioxide layer is selected from the group consisting of BPSG, PSG, and BSG.

13. A process for forming contact to a semiconductor material, said process comprising:

forming a substantially undoped silicon dioxide layer over a layer of monocrystalline silicon;

forming a doped silicon dioxide layer over said undoped silicon dioxide layer, said doped silicon dioxide layer being selected from the group consisting of BPSG, PSG, and BSG;

forming a layer of photoresist over said doped silicon dioxide layer;

patterning said layer of photoresist;

etching said doped silicon dioxide layer through the pattern of said layer of photoresist in a plasma etching process in a plasma etcher, said plasma etching process being conducted:

at a pressure range from about 1 millitorr to about 400 millitorr;

a temperature range of the cathode that is from about 10°C to about 80°C;

in a plasma density in a range from about  $10^9$  /cm<sup>3</sup> to about  $10^{13}$  /cm<sup>3</sup>

with a fluorinated chemical etchant; and

whereby a contact is exposed on said layer of monocrystalline silicon.

14. A process as recited in Claim 13, wherein the temperature range of the semiconductor material during said plasma etching process is from about 40°C to about 130°C.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

15. A process as recited in Claim 13, wherein said fluorinated chemical etchant comprises an etchant selected from the group consisting of  $C_2F_6$ ,  $CF_4$ ,  $C_3F_8$ ,  $C_4F_{10}$ ,  $C_2F_8$ ,  $CH_2F_2$ ,  $CHF_3$ ,  $C_2HF_5$ , and  $CH_3F$ .

16. A process as defined in Claim 15, wherein selectively removing said doped silicon dioxide layer comprises etching of said doped silicon dioxide with an etchant selected from the group of  $CH_2F_2$  and  $CH_3F$ .

17. A process as recited in Claim 13, wherein said plasma etching process is conducted at a material removal rate that is at least 10 times higher for doped silicon dioxide than for undoped silicon dioxide or for said semiconductor material.

- 1 18. A process for forming a contact to a semiconductor substrate comprising:  
2 providing a gate oxide layer over the semiconductor substrate;  
3 providing a pair of gate stacks in spaced relation to one another on the  
4 semiconductor substrate, each of said gate stacks having at least one conductive layer  
5 formed therein and a substantially undoped silicon dioxide layer extending over said  
6 conductive layer;  
7 forming a spacer adjacent to each of said gate stacks;  
8 forming a doped silicon dioxide layer over said pair of gate stacks and over  
9 said exposed surface on said semiconductor substrate;  
10 selectively removing a portion of said doped silicon dioxide layer between  
11 said pair of gate stacks to expose said surface on said semiconductor substrate, while  
12 removing substantially less of said undoped silicon dioxide layer over said pair of  
13 gate stacks, wherein said etching removes doped silicon dioxide at a material  
14 removal rate that is at least 10 times higher than for each of undoped silicon dioxide,  
15 the spacer material the spacer material, and the semiconductor substrate.  
16  
17 19. A process as recited in Claim 18, further comprising:  
18 forming polysilicon layer over said gate oxide layer;  
19 forming a refractory metal silicide layer over said polysilicon layer; and  
20 forming a substantially undoped silicon dioxide layer over said refractory  
21 metal silicide layer.  
22  
23 20. A process as recited in Claim 19, further comprising selectively removing  
24 portions of said substantially undoped silicon dioxide layer, said refractory metal silicide  
25 layer, said polysilicon layer, and said gate oxide layer.  
26

- 1 21. A process as recited in Claim 18, wherein said gate stack comprises:  
2 said substantially undoped silicon dioxide layer as the top layer thereof;  
3 a refractory metal silicide layer;  
4 a polysilicon layer; and  
5 a gate oxide layer as the bottom layer thereof.  
6
- 7 22. A process as recited in Claim 18, wherein the spacer material is <sup>112</sup>substantially  
8 composed of silicon nitride.
- 9  
10 23. A process as recited in Claim 18, wherein the spacer material is <sup>112</sup>composed of  
11 substantially undoped silicon dioxide.
- 12  
13 24. A process as recited in Claim 18, wherein the semiconductor material is  
14 monocrystalline silicon.
- 15  
16 25. A process as recited in Claim 18, wherein said plasma etcher is selected from  
17 the group consisting of an RF RIE etcher, a MERIE etcher, and a high density plasma etcher.
- 18  
19 26. A process as recited in Claim 18, further comprising the step of forming a  
20 contact plug <sup>112</sup>composed of a conductive material and situated between said pair of gate stacks  
21 and over said surface on said semiconductor substrate.
- 22  
23 27. A process as recited in Claim 21, wherein said refractory metal silicide layer  
24 is tungsten silicide.  
25  
26

1 28. A process as recited in Claim 18, wherein said doped silicon dioxide layer is  
2 selected from the group consisting of BPSG, PSG, and BSG.

3  
4 29. A process as recited in Claim 18, wherein selectively removing said doped  
5 silicon dioxide layer comprises:

6 forming a layer of photoresist over said doped silicon dioxide layer;

7 patterning said layer of photoresist; and

8 etching said doped silicon dioxide layer through the pattern of said layer of  
9 photoresist in a plasma etching process in a plasma etcher, said plasma etching  
10 process being conducted:

11 at a pressure range from about 1 millitorr to about 400 millitorr;

12 a temperature range of reactor cathode that is from about 10°C to  
13 about 80°C;

14 a temperature range of the semiconductor material is from about  
15 40°C to about 130°C;

16 in a plasma density in a range from about  $10^9$  /cm<sup>3</sup> to about  $10^{13}$  /cm<sup>3</sup>

17 and

18 with a fluorinated chemical etchant.

19  
20 30. A process as recited in Claim 29, wherein said fluorinated chemical etchants  
21 is selected from the group consisting of C<sub>2</sub>F<sub>6</sub>, CF<sub>4</sub>, C<sub>3</sub>F<sub>8</sub>, C<sub>4</sub>F<sub>10</sub>, C<sub>2</sub>F<sub>8</sub>, CH<sub>2</sub>F<sub>2</sub>, CHF<sub>3</sub>, C<sub>2</sub>HF<sub>5</sub>,  
22 and CH<sub>3</sub>F.

31. A process for forming a contact to a semiconductor material comprising:  
depositing a gate oxide layer over a layer of silicon of a semiconductor  
substrate;  
depositing a polysilicon layer over said gate oxide layer;  
depositing a refractory metal silicide layer over said polysilicon layer;  
depositing a substantially undoped silicon dioxide layer over said refractory  
metal silicide layer;  
selectively removing portions of said substantially undoped silicon dioxide  
layer, said refractory metal silicide layer, said polysilicon layer, and said gate oxide  
layer so as to form a pair of gate stacks separated by an exposed portion of said  
silicon layer, each said gate stack having a lateral side substantially perpendicular  
to said gate oxide layer and being composed of:  
said substantially undoped silicon dioxide layer as the top layer  
thereof;  
said refractory metal silicide layer;  
said polysilicon layer; and  
said gate oxide layer as the bottom layer thereof;  
forming a spacer on the lateral side of each said gate stack from a layer of  
spacer material;  
depositing a doped silicon dioxide layer over said pair of gate stacks and over  
said exposed portion of said silicon layer, said doped silicon dioxide layer being is  
selected from the group consisting of BPSG, PSG, and BSG; and  
etching said doped silicon dioxide layer with a plasma etching system having  
a plasma density in a range from about  $10^9$  /cm<sup>3</sup> to about  $10^{13}$  /cm<sup>3</sup> in an etcher  
selected from <sup>the</sup> group consisting of RF RIE, MERIE plasma etching system, and high  
density plasma etching system, said plasma etching system having a pressure range



1 from about 1 millitorr to about 400 millitorr, said doped silicon dioxide layer being  
2 etched between said pair of gate stacks so as to expose said exposed portion of said  
3 silicon layer, said etching having a material removal rate that is at least 10 times  
4 higher for doped silicon dioxide than for undoped silicon dioxide, said spacer  
5 material, or silicon, said etching of said doped silicon dioxide being conducted with  
6 a fluorinated chemical etchant.

8 32. A process as recited in Claim 31, wherein the spacer material is substantially  
9 composed of one of silicon nitride and substantially undoped silicon dioxide.

11 33. A process as recited in Claim 31, further comprising forming a contact plug  
12 composed of a conductive material and situated between said pair of gate stacks and over the  
13 exposed portion of said silicon layer.

14 34. A process as recited in Claim 34, wherein said fluorinated chemical etchant  
15 is selected from the group consisting of  $C_2F_6$ ,  $CF_4$ ,  $C_3F_8$ ,  $C_4F_{10}$ ,  $C_2F_8$ ,  $CH_2F_2$ ,  $CHF_3$ ,  $C_2HF_5$ ,  
16 and  $CH_3F$ .  
17

18  
19 35. A process as recited in Claim 31, wherein during etching of said doped silicon  
20 dioxide layer with said plasma etching system, the temperature range of said reactor cathode  
21 is from about  $10^\circ C$  to about  $80^\circ C$ .  
22

23 36. A process as recited in Claim 31, wherein the temperature range of the  
24 semiconductor material during said plasma etching process is from about  $40^\circ C$  to about  
25  $130^\circ C$ .  
26

37. A process for forming a gate structure comprising:

providing a multilayer structure comprising a layer of silicon dioxide over a layer of silicon;

depositing a layer of substantially undoped silicon dioxide over said multilayer structure using a precursor having a gaseous silane, hydrogen, and oxygen flow;

forming a first layer of photoresist over said layer of undoped silicon dioxide; patterning said first photoresist layer to form a first pattern;

etching said layer of undoped silicon dioxide and said multilayer structure through said first pattern to expose a contact surface on at least a portion of said layer of silicon;

depositing a layer of a nonconductive material over said layer of undoped silicon dioxide and said contact surface on said layer of silicon;

etching said layer of said nonconductive material to thereby create a spacer over a lateral side of said layer of undoped silicon dioxide and over a lateral side of said multilayer structure, said spacer being generally perpendicular to said layer of silicon;

removing said first layer of photoresist;

depositing a doped silicon dioxide layer over said multilayer structure;

forming a said second layer of photoresist over said layer of doped silicon dioxide;

patterning said second layer of photoresist to form a second pattern;

etching said layer of doped silicon dioxide and said multilayer structure with a carbon fluorine etch through said second pattern to expose said contact surface on said layer of silicon, said etching having a material removal rate that is at least

1 10 times greater for doped silicon dioxide than for substantially undoped silicon  
2 dioxide, photoresist, or nonconductive material;

3 removing said second layer of photoresist; and

4 forming a contact plug composed of a conductive material in contact with  
5 said contact surface on said layer of silicon.

6  
7 38. A process as recited in Claim 37, wherein said nonconductive material is one  
8 of silicon nitride and substantially undoped silicon dioxide.

9  
10 39. A process as recited in Claim 37, wherein said carbon fluorine etch is an  
11 anisotropic plasma etch using fluorinated chemical etchants selected from a group consisting  
12 of  $C_2F_6$ ,  $CF_4$ ,  $C_3F_8$ ,  $C_4F_{10}$ ,  $C_2F_8$ ,  $CH_2F_2$ ,  $CHF_3$ ,  $C_2HF_5$ , and  $CH_3F$ .

13  
14 40. A process as recited in Claim 37, wherein said multilayer structure further  
15 comprises layers of gate oxide, polysilicon, and refractory metal silicide.

16  
17 41. A process as recited in Claim 37, wherein said doped silicon dioxide layer is  
18 selected from a group consisting of BPSG, PSG, and BSG.

19  
20 42. A process as recited in Claim 37, wherein etching said layer of doped silicon  
21 dioxide and said multilayer structure with a carbon fluorine etch utilizes a plasma etching  
22 system selected from a group consisting of RF RIE, MERIE system, and a high density  
23 plasma etch system.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

43. A process as recited in Claim 37, wherein etching said layer of doped silicon dioxide and said multilayer structure with a carbon fluorine etch is a plasma etching process being conducted:

at a pressure range from about 1 millitorr to about 400 millitorr;

a temperature range of reactor cathode that is from about 10°C to about 80°C;

a temperature range of the semiconductor material is from about 40°C to

about 130°C;

in a plasma density in a range from about  $10^9/\text{cm}^3$  to about  $10^{13}/\text{cm}^3$ ; and

with a fluorinated chemical etchant.

44. A process for forming a gate structure comprising:

providing a multilayer structure situated over a layer of silicon and comprising layers of gate oxide, polysilicon, and refractory metal silicide;

depositing a layer of substantially undoped silicon dioxide over said multilayer structure using a precursor having a gaseous silane, hydrogen, and oxygen flow;

forming a first layer of photoresist over said layer of undoped silicon dioxide;

patterning said first photoresist layer to form a first pattern;

etching said layer of undoped silicon dioxide and said multilayer structure through said first pattern to expose a contact surface on at least a portion of said layer of silicon;

removing said first layer of photoresist;

depositing a layer of a nonconductive material over said layer of undoped silicon dioxide and said contact surface on said layer of silicon;

etching said layer of said nonconductive material to thereby create a spacer over a lateral side of said layer of undoped silicon dioxide and over a lateral side of said multilayer structure, said spacer being generally perpendicular to said layer of silicon;

depositing a doped silicon dioxide layer over said multilayer structure and over said contact surface on said layer of silicon, wherein said doped silicon dioxide layer is selected from a group consisting of BPSG, PSG, and BSG;

forming a said second layer of photoresist over said layer of doped silicon dioxide;

patterning said second layer of photoresist to form a second pattern;

etching said layer of doped silicon dioxide and said multilayer structure with a carbon fluorine etch through said second pattern to expose said contact surface on

1 said layer of silicon, said etching having a material removal rate that is at least  
2 10 times greater for doped silicon dioxide than for substantially undoped silicon  
3 dioxide, photoresist, or nonconductive material, wherein said carbon fluorine etch is  
4 an anisotropic plasma etch using a fluorinated chemical etchant, wherein said etching  
5 of said doped silicon dioxide utilizes a plasma etching system having a plasma  
6 density in a range from about  $10^9$  /cm<sup>3</sup> to about  $10^{13}$  /cm<sup>3</sup> at a pressure in a range  
7 from about 1 millitorr to about 400 millitorr, the temperature range of said reactor  
8 cathode during said plasma etch being about 10°C to about 80°C, and the  
9 temperature range of the semiconductor material during said plasma etch being in the  
10 range of about 40°C to about 130°C;

11 removing said second layer of photoresist; and  
12 forming a contact plug composed of a conductive material in contact with  
13 said contact surface on said layer of silicon.

14  
15 45. A process as recited in Claim 44, wherein said fluorinated chemical etchant  
16 is selected from a group consisting of C<sub>2</sub>F<sub>6</sub>, CF<sub>4</sub>, C<sub>3</sub>F<sub>8</sub>, C<sub>4</sub>F<sub>10</sub>, ~~C<sub>2</sub>F<sub>8</sub>~~, CH<sub>2</sub>F<sub>2</sub>, CHF<sub>3</sub>, C<sub>2</sub>HF<sub>5</sub>, and  
17 CH<sub>3</sub>F.

18  
19 46. A process as recited in Claim 44, wherein said nonconductive material is one  
20 of silicon nitride and substantially undoped silicon dioxide.

1 47. A gate structure comprising:  
2 a pair of gate stacks situated over a base silicon layer, each said gate stack  
3 comprising:  
4 a gate oxide layer on said base silicon layer;  
5 a polysilicon gate layer on said gate oxide layer;  
6 a layer of refractory metal silicide on said polysilicon gate layer;  
7 a substantially undoped silicon dioxide cap on said layer of refractory  
8 metal silicide;  
9 a spacer in contact with a lateral side of each said gate stack and with said  
10 base silicon layer, said spacer being composed of a nonconductive material, each said  
11 lateral side of each said gate stack being substantially perpendicular to said base  
12 silicon layer;  
13 a contact plug in contact with said base silicon layer composed of a  
14 conductive material, and being situated between said pair of gate stacks; and  
15 a layer of doped silicon dioxide over said spacer, over said substantially  
16 undoped silicon dioxide cap, and in contact with said contact plug.

17  
18 48. A gate structure as recited in Claim 47, wherein said nonconductive material  
19 is substantially composed of silicon nitride.

20  
21 49. The gate structure as recited in Claim 47, wherein said nonconductive  
22 material is substantially composed of substantially undoped silicon dioxide, and each said  
23 spacer is integral with a respective one of said substantially undoped silicon dioxide cap.  
24  
25  
26

1 50. A method of forming a self-aligned contact, said method comprising:  
2 providing a pair of gate stacks in spaced apart relation to one another on said  
3 semiconductor substrate, each of said gate stacks being covered by a substantially  
4 undoped silicon dioxide layer;  
5 forming a spacer adjacent to each of said gate stacks;  
6 forming a doped silicon dioxide layer over said pair of gate stacks and over  
7 said semiconductor substrate;  
8 forming a layer of photoresist over said silicon dioxide layer;  
9 patterning said layer of photoresist; and  
10 selectively removing a portion of said doped silicon dioxide layer between  
11 said pair of gate stacks to expose a contact surface on said semiconductor substrate  
12 through said pattern of said layer of photoresist, while removing substantially less of  
13 said undoped silicon dioxide layer over said pair of gate stacks than doped silicon  
14 photoresist, said undoped silicon layer being capable of resisting said selective  
15 removal process thereby causing said selective removal process to be self-aligning  
16 between said pair of gate stacks.

17  
18 51. A method as recited in Claim 50, wherein said selective removal of said  
19 doped silicon dioxide layer comprises etching said doped silicon dioxide layer in a plasma  
20 etching process being conducted:

21 at a pressure range from about 1 millitorr to about 400 millitorr;  
22 a temperature range of the cathode that is from about 10°C to about 80°C;  
23 in a plasma density in a range from about  $10^9$  /cm<sup>3</sup> to about  $10^{13}$  /cm<sup>3</sup> and  
24 with a fluorinated chemical etchants.  
25  
26



1 52. A method as recited in Claim 51, wherein the temperature range of the  
2 semiconductor material during said plasma etching process is from about 40°C to about  
3 130°C.

4  
5 53. A method as recited in Claim 51, wherein said fluorinated chemical etchant  
6 comprises an etchant selected from the group consisting of C<sub>2</sub>F<sub>6</sub>, CF<sub>4</sub>, C<sub>3</sub>F<sub>8</sub>, C<sub>4</sub>F<sub>10</sub>, ~~C<sub>2</sub>F<sub>8</sub>~~,  
7 CH<sub>2</sub>F<sub>2</sub>, CHF<sub>3</sub>, C<sub>2</sub>HF<sub>5</sub>, and CH<sub>3</sub>F. 112

8  
9 54. A method as recited in Claim 50, wherein said plasma etching process is  
10 conducted at a material removal rate that is at least 10 times higher for doped silicon dioxide  
11 than for undoped silicon dioxide or for semiconductor material.